ABSTRACT This paper presents the results of a systematic theoretical investigation on the impact of gate height on the analog and radio-frequency (RF) performances of underlap-FinFET devices. The conventional underlap-FinFETs offer lower on current (I on ) and higher distributed channel resistance (R ch ). This paper shows that a higher gate height improves both I on and R ch due to higher gate side-wall fringing fields. In this paper, the various figure of merits (FOMs) for analog applications of the underlap-FinFETs such as drain current (I ds ), transconductance (g m ), transconductance generation factor (g m /I ds ), output resistance (R o ), and intrinsic gain (g m R o ) are systematically analyzed for different values of gate height and reported. The RF FOMs studied include intrinsic capacitances (C gs , C gd ) and resistances (R gs , R gd ), transport delay (τ m ), cutoff frequency ( f T ), and the transit frequency of maximum available power gain ( f MAX ). This paper clearly demonstrates that the gate height is a critical technology parameter in improving the analog performance of underlap-FinFETs.
I. INTRODUCTION
In the recent past, the complementary metal-oxidesemiconductor (CMOS) technology has replaced the silicon bipolar junction transistor (BJT) technology for realizing high-speed low-power radio-frequency (RF)/analog integrated circuits (ICs) due to better scalability and lower delay [1] , [2] of MOSFETs compared to BJTs. These low power MOSFET ICs have been possible by the continuous scaling down of MOSFET devices and CMOS technology [3] . However, the continuous downscaling of MOSFETs is limited by short channel effect [2] . In order to surmount the scaling challenges, the CMOS technology and MOSFET device structure have undergone unprecedented evolution. It is now established that in the sub-50 nm technology, the double gate (DG) MOSFET (DG-MOSFET) devices are most suitable due to their lower short channel effect, subthreshold leakage current, and gate leakage.
In the DG structure, various non-classical approaches such as Underlap-FinFET have been used to improve the analog/RF performance of the DG-MOSFETs [4] , [5] . The reported data show that the effective channel length of ultrathin body Underlap-FinFETs depends on the applied biasing condition [4] - [6] . In the weak inversion region, L eff = L g + 2L un where L un is the source/drain underlap length and in the strong inversion region, L eff approaches to the gate length L g [5] . Therefore, the utilization of underlap regions enhances the effective channel length (L eff ) in UDG-MOSFETs which is most relevant to ensure the improved immunity against SCEs [6] . The symmetric Underlap-MOSFETs are also beneficial to avoid gate induced drain leakage current (GIDL) and to reduce the fringing capacitance which is useful for low power circuits [7] , [8] . The enormous potential of underlap region in reducing the fringing capacitance along with the improvement in transconductance makes the Underlap-FinFETs attractive for the analog/RF application [9] , [10] . Generally, the analysis of the analog parameters of Underlap-MOSFETs is highly promising in the subthreshold region of operation. On the other hand, the RF analysis is preferred in the superthreshold region [11] . Though, the Underlap-FinFETs show superior device performance, it suffers from a large distributed channel resistance (R ch ) which eventually degrades the on current (I on ). To overcome these limitations, various measures like the use of asymmetric source/drain extensions and applications of high κ spacer engineering have been reported [12] , [13] . In this paper, a gate engineering technique is used to improve the Underlap-FinFET device performance for low power analog/RF applications.
The main objective of this paper is to improve I on and R ch of the Underlap-FinFETs by gate height engineering for low power analog/RF applications. In order to achieve this goal, we have used numerical device simulation [14] to design the Underlap-FinFET device structures with different gate heights and study the analog and RF figure of merits (FOMs) for these devices. The analog FOMs studied include drain current (I ds ), transconductance (g m ), transconductance generation factor (g m /I ds ), output resistance (R o ), and intrinsic gain (g m R o ) as a function of gate height. And, the RF FOMs study includes intrinsic capacitances (C gs , C gd ) and resistances (R gs , R gd ), transport delay, cutoff frequency ( f T ), and the transit frequency of maximum available power gain ( f MAX ). Finally, the effect of gate height on the analog circuit performance of common source amplifier is discussed.
II. DEVICE STRUCTURE AND SIMULATION SET UP
In order to study the analog/RF FOMs of Underlap-FinFETs, we have designed the Underlap-FinFET simulation structures with different gate heights as shown in Fig. 1 . Fig. 1(a) shows a three-dimensional (3D) view of the device structure whereas, Fig. 1(b) shows the top view of the same. The specifications of the device considered for simulation are: gate length (L g ) = 20 nm, gate oxide thickness (T ox ) = 0.75 nm, silicon body thickness (T FIN ) = 10 nm, Fin Height (H FIN ) = 60 nm, n+ doping concentration in the source/drain = 10 20 cm −3 , according to ITRS 2013 [15] . The gate height (T g ) of the gate electrode is varied between 10 nm to 50 nm. All the simulations are performed using 3D device simulator Sentaurus TCAD [14] at 300 K. The value of L un is optimized to achieve the maximum value of device on-current to off-current (I off ) ratio. Our data show that the maximum value of I on /I off is at L un ∼ = 20 nm. Therefore, the optimized value of L un = 20 nm is used to design underlap regions at the source and drain side of the device structure as reported in [16] .
The above designed simulation structure is then appropriately biased to obtain the current-voltage (I -V) and capacitance-voltage (C -V) characteristics. In order to obtain these device characteristics, 3D device simulation is performed using drift-diffusion transport model along with the quantum correction and carrier confinement due to thin body FinFETs that increases the threshold voltage (V th ). The concentration dependent Lombardi mobility model is used to model the effect of surface roughness scattering and acoustic phonon scattering. The results are obtained using transverse field dependent high-field saturation models at ambient temperature (T) 300 • K. Also, the Shockley Read Hall carrier recombination model and the band to band Auger recombination are considered to determine the carrier lifetime and the density in a precise way.
For accurate simulation results, TCAD model parameters for drift diffusion carrier transport model are well-matched to the reported measured data of [17] - [19] as shown in Fig. 1(c) . The values of model parameters are then extrapolated for 20nm gate length according to [20] .
The different terminal voltages used for device simulation includes gate-source voltage, V gs and drain-source voltage, V ds with zero body bias and supply voltage, V DD at 0.8 V VOLUME 3, NO. 5, SEPTEMBER 2015 411
following ITRS specifications [15] . From the simulation data the analog/RF FOMs are extracted for different values of gate height. In this report, the on current, I on is defined at V gs = V ds = V DD /2 and off-state leakage current, I off is defined at V gs = 0 and V ds = V DD /2. In order to study the analog parameters, V gs is varied from 0 to 0.8 V at V ds = 0.4 V while the RF FOMs are extracted at V gs = 0.55 and V ds = 0.4 V. During circuit simulation V th is adjusted to 0.349 V [21] . In reality, the fabrication of the devices shown in Fig. 1 can be realized by the industry standard FinFET fabrication processes with an additional process module to integrate the underlap regions at the source and drain ends of the devices using tilted ion implantation technique [22] .
The simulation procedure described above is used to simulate and extract the analog and RF FOMs as a function of gate height and is described below.
III. ANALOG PERFORMANCE
In this paper, the analog FOMs studied include I ds , g m , g m /I ds , R o , and g m R o . Fig. 2 shows the variation of I ds as function of V gs at V ds = 0.4 V for different values of gate height. It is observed from Fig. 2 that I ds increases with the increase in the gate height. This is attributed to the fringing field of the gate side walls as shown in Fig. 3 . As the gate height increases, the gate side-wall fringing field through the spacer dielectric increases as shown in Fig. 3 . These fringing fields increase the surface potential at the source and drain ends of the channel, that is, more band bending; as a result the inversion charge density is higher and V th is lower at the two ends of the channel. Thus, the effective V th of the device is reduced due to the increasing fringing fields as the gate height increases. And, consequently, I on of the device increases with the increase in the gate height as shown in Fig. 2 . given by [23] :
where Q d and Q s are the inversion charges at the drain end and source end of the channel, respectively, W is the width of the device, and μ is the effective mobility of electrons. Equation (1) Fig. 4 shows that the value of g m increases with gate bias and reaches a maximum value at around V gs = 0.5 V after which g m decreases. This reduction in g m is due to the degraded value of mobility in the channel region caused by the enhanced surface scattering at higher gate voltage [24] .
It is well known that g m is the gain factor or amplification of the device whereas, I ds is the power dissipation of the amplifying device. Therefore, the devices with higher g m /I ds ratio are better suitable for analog applications [11] .
412 VOLUME 3, NO. 5, SEPTEMBER 2015 Fig. 4 shows that g m /I ds tends to increase as the gate height increases. This small increase in g m /I ds is due to the fact that for the range of gate height studied, the increase in I ds due to the increase in gate height is of the same order as the increase in g m so that the ratio is almost the same. Theoretically, the subthreshold slope (SS) decreases with the increase in g m /I ds [25] . However, within the range of gate height used in his studies, no significant change in SS is observed in Fig. 2 . The variation of the output resistance, R o and intrinsic gain, g m R o with V gs is shown in Fig. 5 . It is observed from Fig. 5 that in the subthreshold regime, the value of R o increases with the increase in the gate height. At low V gs , when (V gs −V th ) < V ds , the lateral field due to V ds dominates over the vertical electric field due to V gs [26] . As a result, the depletion at the surface of the underlap region at the drain side of the device increases which leads to a decrease in Q d . In addition, with the increase in the gate height, drain side-wall fringing field through the spacer dielectric increases which causes further reduction in Q d . Then from Equation (2), we find that the value of g ds decreases. Therefore, the value of R o , given by 1/g ds , increases with the increase in the gate height, particularly at V gs < 0.3 V region, as shown in Fig. 5 . 5 , also, shows that in the subthreshold region, the devices with higher gate height exhibit a comparatively higher intrinsic gain than the lower gate height devices. This is attributed to the increase in R o with the increase in gate height. Initially, the increase in the value of g m is dominated by the increase in the value of R o causing an increase in g m R o . However, at higher value of V gs , R o is almost independent of gate height resulting in g m R o almost independent of V gs as shown in Fig 5. 
IV. RF PERFORMANCE
In this work, the small signal equivalent model of MOSFET with non-quasi-static (NQS) effect is used to extract the small-signal parameters of the Underlap-FinFET [27] . Initially, the extrinsic capacitance and resistance components at the source and drain end like C gso , C gdo , R s , and R d are de-embedded from the small signal equivalent circuit for the investigation RF performances using intrinsic Y parameters.
FIGURE 6. Equivalent circuit with intrinsic components for RF analysis.
The values of extrinsic gate to source capacitance (C gso ) and extrinsic gate to drain capacitance (C gdo ) are derived at zero bias condition. The extrinsic source and drain resistance (R s , R d ) are obtained using channel resistance method [28] and found to be R s = R d = 10.17 . After de-embedding C gso , C gdo , R s , and R d , the analysis of small signal equivalent circuit of intrinsic part is performed by deriving (Y int ) as reported in Eq. (3) to (7) [27] . The intrinsic parameters such as gate to source capacitance (C gs ), gate to drain capacitance (C gd ), gate to source resistance (R gs ), gate to drain resistance (R gd ), and charge transport delay (τ m ) are studied for the analysis of RF performance of the device with gate height variation. Equivalent circuit for RF analysis is given in Fig. 6 and equations of intrinsic components are given below
For MOSFET devices operating in above threshold condition, the presence V ds reduces the inversion layer depth at the drain end compared to the source end. Thus, the amount of the inversion charges at the source end is more than that at the drain end. As a result, the value of C gd is lower than C gs . Fig. 7 shows the intrinsic gate capacitances VOLUME 3, NO. 5, SEPTEMBER 2015 413
C gs and C gd increase with gate height. This is because of the increase in the fringing field lines emanating from the gate edges for the higher gate height devices. Because of the charge enhancement in the gate source/drain underlap region with gate height, conductivity of the channel increases. As conductivity is more, the value of R gs and R gd decreases with the increase in gate height as shown in Fig. 8 . R gs and R gd are very important NQS parameters for the modeling gate-to-channel charging delay of transistors. R gs C gs and R gd C gd are required to model the time constant of gate charging delay and gate charging delay is affected by transport delay τ m and the speed of changes of channel charges [28] .
In Fig. 9 , the variation of τ m as a function of gate height is plotted. Higher value of the gate height enhances the surface potential due to the fringing fields at the gate edges near the source/drain underlap regions and thereby charges in the channel. However, surface scattering due to enhanced charges also enhances with gate height. As a result, carrier velocity degrades which results in a higher value τ m for higher gate height.
For RF analysis, cutoff frequency f T and the maximum frequency of oscillation f MAX are two important parameters used as FOM. The cutoff frequency f T which is the frequency at unity current gain can be expressed as [29] :
Where f 0 is the operating frequency and f MAX is the frequency at unity power gain and is given by
Where g ds and R g,effect are the output conductance and gate resistance of 3D device respectively. It is shown in Fig. 10 , that the f T ( f T ∞ g m /C gg ) decreases with increasing T g , mainly due to increasing value of total capacitance C gg (i.e., C gg = C gs + C gd ) of Fig. 11(a) , however, g m is also increasing. This case, the change in C gg is predominant over the increase in g m with T g , and thus, the f T decreases with the increasing value of T g .
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VOLUME 3, NO. 5, SEPTEMBER 2015 The gate resistance (R g,effect ) is an important parameter in determining f MAX for various gate heights. R g consists of the distributed gate electrode resistance (R geltd ) and the distributed channel resistance (R gnq ) due to non quasi static effect. The contribution of R gnq on R g is negligible for short channel devices and is governed by R geltd [30] .
As we have considered 20 nm Underlap-FinFET, the gate R g,effect can be calculated in terms of gate electrode resistance (R geltd )
Where R sheet is the sheet resistance, W is the width and L g is the channel length of the device. Gate metal Molybdenum has resistivity 5.2 × 10 −6 −cm. Thus, R sheet will be 5.2 , 2.6 , 1.73 , 1.3 , 1.04 for T g of 10 nm, 20 nm, 30 nm, 40 nm, 50 nm respectively [29] . The variation in R g,effect with different gate height is illustrated in Fig. 11(b) . It is evident from Fig. 11(b) that gate electrode resistance decreases with the increase in gate height. However, f MAX is not affected by R g,effect as the variation in R g,effect with the gate height is quite negligible with respect to the variation in f T , intrinsic capacitances, and the output conductance with gate height. It is well known that the linearity is a key performance matrix in RF circuit analysis, as nonlinearity results in the harmonic generation, gain compression, and intermodulation distortion [31] . The FOM for device linearity performance is determined by third order nonlinearity term IIP3 which is given by the expression [32] :
Where R s = 50 for most RF applications and g m1 , g m3 are the first and third order coefficients of g m , respectively. The parameter IIP3, defined at the point maximum g m , is The analysis is exemplified by observing g m − I ds curves as shown in Fig. 14 . Since the flatness of g m vs I ds curves increases with gate height, the linearity of the UnderlapFinFET devices improves drastically with the increase in the gate height [33] , [34] .
V. CIRCUIT PERFORMANCE
In the present analysis, the circuit performance of UnderlapFinFET is investigated in common source amplifier. Gain is considered as the key design matrix of the circuit with input voltage, V in which is extracted from ac simulation [35] at The variation of gain in dB with frequency for different gate height is plotted in Fig. 15 . At low frequency, the gain A V is expressed as
and the change in A V is controlled by g m . Hence, the gain increases with the gate height as g m increases with the gate height. However, at high frequency, the gate to drain miller capacitance, C gd plays an important role in decreasing the magnitude of the pole in expression (12) by providing low impedance feed forward path. Thus, the enhancement of C gd with the gate height causes a declination of the pole which results in a decrease in the voltage gain. Correspondingly, bandwidth will be lower at higher gate height which results in a declination of Gain Bandwidth Product with gate height as shown in inset of Fig. 15 . 
VI. CONCLUSION
In the present work, a systematic investigation of the analog/RF performance of Underlap-FinFET is performed to study the effect of gate height variation. The results show that for the range of gate height used in the present study, the improvement in the analog performance in terms of the device parameters I on , g m , R o , g m R o is about 16%, 36%, 42%, and 36%, respectively for the maximum gate height whereas, g m /I ds tends to improve with gate height. So, it can be concluded that implementation of higher value of gate height in Underlap-FinFETs is beneficial for improving I on with a reduction in R ch which is the objective of this work. Moreover, the immunity against noise is, also improved in terms of the linearity performance IIP3 by about 9% whereas, both f T and f MAX decreases by 25% and 41% respectively. The circuit performance of the device in common source amplifier exhibits that the use of higher gate height boosts up the gain by about 15%. Thus, this study clearly demonstrates that the Underlap-FinFET with higher value of gate height is best suitable for analog circuit application. However, for microwave applications, the gate height must be appropriately optimized for obtaining better frequency as well as linearity.
